
# INTEGRATED CIRCUITS



Product data

2001 Oct 03

File under Integrated Circuits, Standard Analog





#### GENERAL DESCRIPTION

The SA57026 has an extremely precise fixed output with a typical accuracy of  $\pm 2\%$ . It is designed to provide very low dropout and low noise in CD-ROM drives, battery-operated systems, and portable computers applications. This regulator consists of an internal voltage reference, an error amplifier, a driver with current limiter, and a thermal shut-down mechanism.

An Active-LOW RESET is assered when the detected voltage  $(V_{DET})$  falls below the reset voltage threshold. The RESET output remains low for 30  $\mu$ s (typical) when zero capacitance connected to Cd pin. The reset time delay can be adjusted by replacing cpacitance values from Cd pin to Ground.

The device is available in the SOP-7B package.

### FEATURES

- Very low dropout voltage: 500 mV typ. (I<sub>out</sub> = 50 mA)
- High precision output voltage: ±2%
- Output current capacity: 300 mA

**BLOCK DIAGRAM** 

- Low noise: 40 mV<sub>rms</sub> typ. @ 20 Hz to 80 KHz and for  $C_n = 10 \text{ nF}$
- Extremely good line regulation: 10 mV typical
- Extremely good load regulation: 20 mV typical
- Low temperature drift co-efficient to Vout: ±100 ppm/°C
- Internal current limit and thermal shut-down circuits
- Adjustment-free reset detection voltage: 4.2 V typ.
- Delay time can be adjusted by external capacitor
- Wide operating temperature range: -40 °C to +85 °C

## APPLICATIONS

- CD-ROM drives
- Electronic notebooks, PDAs and palmtop computers
- Cameras, VCRs and camcorders
- PCMCIA cards
- Modems
- Battery-operated or hand-held instruments




Figure 1. Block diagram.

## SA57026

#### **ORDERING INFORMATION**

TYPE NUMBER			TEMPERATURE RANGE	
	NAME	DESCRIPTION		
SA57026	SOP-7B	small outline 7-pin surface mount (see dimensional drawing)	–40 to +85 °C	

#### NOTE:

The device has two reset threshold options.

ХХ	Output voltage (Typ.)	Reset threshold (Typ.)
SA57026D	3.3 V	4.20 V
SA57026F	3.3 V	3.90 V

### Part number marking

Part number	Marking
SA57026DD	ALU
SA57026FD	ALV

## **PIN CONFIGURATION**




Figure 2. Pin configuration.

### **PIN DESCRIPTION**

PIN	SYMBOL	DESCRIPTION
1	GND	Ground.
2	RESET	RESET signal output pin. The output remains low while $V_{DET}$ is below the reset voltage threshold, and for an extnerl set time delay Cd pin after $V_{DET}$ rises above reset threshold.
3	ON/OFF	Output voltage on/off control pin. Connect to $V_{IN}$ if not used. ON/OFF = LOW: Voltage output (Pin 5) OFF ON/OFF = HIGH: Voltage output (Pin 5) ON
4	V <sub>IN</sub>	Voltage supply input pin.
5	V <sub>OUT</sub>	Regulated voltage output pin.
6	GND	Ground pin and heat sink.
7	Cd	Reset delay time capacitor pin. RESET pin output delay time can be set by capacitance connected to the Cd pin. $t_{PLH} = 100000 \times C$ $t_{PLH}$ : transmission delay time (s). C: capacitor value (F).

#### MAXIMUM RATINGS

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>IN</sub>	Supply voltage	-0.3	+10	V
I <sub>OUT</sub>	Output current	0	400	mA
T <sub>oper</sub>	Operating temperature	-40	+85	°C
T <sub>stg</sub>	Storage temperature	-40	+125	°C
PD	Power dissipation (Note 1)	-	800	mW

NOTE:

1. When mounted on a  $25\times40\times1$  mm glass epoxy board.

## SA57026

# 300 mA LDO with ON/ $\overline{\text{OFF}}$ control and independent delayed $\overline{\text{RESET}}$ function

## **ELECTRICAL CHARACTERISTICS**

 $T_{amb}$  = 25 °C;  $V_{ON/OFF}$  = 1.6 V, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I <sub>ccq1</sub>	No-load input current 1	V <sub>IN</sub> = 5 V; I <sub>OUT</sub> = 0 mA	-	3	8	mA
I <sub>ccq2</sub>	No-load input current 2	V <sub>IN</sub> = 4 V; I <sub>OUT</sub> = 0 mA	-	4	-	mA
I <sub>ccq3</sub>	Input current (OFF)	V <sub>IN</sub> = 5 V; V <sub>ON/OFF</sub> = 0.4 V	-	250	-	μΑ
Regulator				•	•	
V <sub>OUT</sub>	Output voltage	V <sub>IN</sub> = 5 V; I <sub>OUT</sub> = 30 mA SA57026D SA57025F	3.25 3.25	3.30 3.30	3.35 3.35	V V
V <sub>IO</sub>	Input/output differential voltage	$V_{IN} = 3.2 \text{ V}; I_{OUT} = 150 \text{ mA}$	-	0.15	0.3	V
V1	Line regulation	$V_{IN}$ = 4.4 to 5.5 V; $I_{OUT}$ = 30 mA	-	10	20	mV
V2	Load regulation	$V_{IN} = 5 \text{ V}; I_{OUT} = 0 \text{ to } 300 \text{ mA}$	-	20	120	mV
$\Delta V_{OUT} / \Delta T$	V <sub>OUT</sub> Temperature coefficient (Note 1)	$T_j$ = -20 to +85 °C; $V_{IN}$ = 5 V	-	100	-	ppm/°C
RR	Ripple rejection (Note 1)	$\label{eq:VIN} \begin{array}{l} V_{IN} = 5 \ V; \ f = 120 \ Hz; \ V_{ripple} = 1 \ V_{p\!-\!p}; \\ I_{OUT} = 30 \ mA \end{array}$	-	50	80	dB
V <sub>n</sub>	Output noise voltage (Note 1)	$V_{IN}$ = 5 V; f = 20 to 80 kHz; $V_{ripple}$ = 1 $V_{p-p}$ ; $I_{OUT}$ = 30 mA	-	40	120	μV <sub>rms</sub>
I <sub>ON</sub>	ON/OFF terminal current	V <sub>ON/OFF</sub> = 1.6 V	-	5	10	μA
V <sub>th(H)</sub>	HIGH threshold voltage		1.6	-	V <sub>IN</sub> +0.3	V
V <sub>th(L)</sub>	LOW threshold voltage		-0.3	-	0.4	V
Reset						
V <sub>DET</sub>	Detection voltage	V <sub>IN</sub> = HIGH-to-LOW SA57026D SA57025F	4.11 3.81	4.20 3.90	4.29 3.99	V V
$\Delta V_{S} / \Delta T$	V <sub>S</sub> temperature coefficient (Note 1)	$T_j = -20$ to +85 °C	-	100	-	ppm/°C
$\Delta V_S$	Hysteresis voltage	V <sub>IN</sub> = HIGH-to-LOW-to-HIGH	100	-	200	mV
V <sub>OL</sub>	LOW-level output voltage	$V_{IN}$ = 3.9 V; $R_L$ = 4.7 k $\Omega$	-	100	200	mV
I <sub>LO</sub>	Output leakage current	V <sub>IN</sub> = 5 V	-	-	±0.1	μA
I <sub>OL1</sub>	LOW-level output current 1	$V_{IN}$ = 3.9 V; $R_L$ = 0 $\Omega$	5	-	-	mA
I <sub>OL2</sub>	LOW-level output current 2 (Note 1)	$V_{IN} = 3.9 V; R_L = 0 Ω;$ $T_{amb} = -20 to +80 °C$	3	-	-	mA
t <sub>PLH</sub>	LOW-to-HIGH transmission delay time (Note 1)	Cd = 0.0 μF	-	30	90	μs
t <sub>PLH1</sub>	Reset delay time	$V_{\text{IN}}$ = 4 V to 5 V; Cd = 0.1 $\mu\text{F}$	5	10	20	ms
t <sub>PHL</sub>	HIGH-to-LOW transmission delay time (Note 1)		-	30	90	μs
V <sub>OPL</sub>	Threshold operating voltage	V <sub>OL</sub> = 0.4 V	_	0.65	0.85	V

NOTE:

1. The parameter is guaranteed by design.

#### APPLICATION INFORMATION

#### Input capacitor

An input capacitor of  ${\geq}1~\mu\text{F}$  is required to eliminate the AC coupling noise. This capacitor must be located as close as possible to  $V_{\text{IN}}$  or GND pin (not more than 1 cm) and returned to a clean analog ground. Any good quality ceramic, tantalum or film capacitor will work.

#### **Output capacitor**

Phase compensation is made for securing stable operation, even if the load current varies. For this reason, an output capacitor with good frequency characteristics is needed. Set it as close to the circuit as possible, with wires as short as possible.

Tha value of the output capacitance has to be at least 47  $\mu F$  connected from V<sub>OUT</sub> to GND. When operating from sources other than batteries, supply-noise rejection and transient response can be improved by increasing the value of the input and output capacitors and employing passive filtering techniques.

#### ON/OFF

The regulator is fully enabled when a logic HIGH is applied to this input. The regulator enters shutdown when a logic LOW is appplied to this input. During shutdown, regulator output voltage falls to zero, RESET remains valid and supply current is reduced to 5  $\mu$ A (typ). If the function is not to be used, the ON/OFF pin should be tied to V<sub>IN</sub>.

#### **RESET** output

The SA57066 has an Active-LOW RESET output. The RESET output is driven Active-LOW within 30  $\mu$ s typical (when Cd is zero capacitance). The time delay can be adjusted up to 10 ms typical (when Cd is 0.1  $\mu$ F) of V<sub>DET</sub> falling through the reset voltage threshold. RESET is maintained Active-HIGH after V<sub>DET</sub> rises above thre reset threshold.

# **RESET** output delay operation with an external capacitor from Cd pin to GND

When the supply voltage crosses the release voltage (V<sub>DET</sub>) from a low value to a value higher than the released voltage (V<sub>DET</sub>), the Cd pin voltage starts to increase (charges up the external capacitor). While the RESET output remains at LOW state condition until the Cd pin voltage reaches the threshold operating voltage (V<sub>OPL</sub>) 0.4 V typical; after that, the RESET output is reversed to HIGH state condition.

The transmission delay time ( $t_{PLH}$ ) can be set with the capacitance Cd of an external cpacitor as shown in Equation (1):

$$t_{PIH} = 10^6 \times C$$
 Eqn. (1)

(Time is expressed in seconds; capacitance in Farads.)

#### **PCB** layout

The component placement around the LDO should be done carefully to achieve good dynamic line and load response. The input and noise capacitors should be kept close to the LDO.

The rise in junction temperature depends on how efficiently the heat is carried away from the junction to ambient. The junction to lead thermal impedance is a characteristic of the package and fixed. The thermal impedance between lead to ambient can be reduced by increasing the copper area on the PCB. Increase the input, output and ground trace area to reduce the junction-to-ambient impedance.




Figure 3. Typical application circuit.

## SA57026

### **PACKING METHOD**

The SA57026 is packed in reels, as shown in Figure 4.





Figure 4. Tape and reel packing method

## SOP-7B: small outline 7-pin surface mount package



## SA57026

#### Data sheet status

Data sheet status <sup>[1]</sup>	Product status <sup>[2]</sup>	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2001 All rights reserved. Printed in U.S.A.

Date of release: 10-01

Document order number:

9397 750 08968

Let's make things better.



